Measurement-computing CIO-DAS6402/12 Instrukcja Użytkownika Pobierz pdf (Strona 31)

8 SPECIFICATIONS

8.1 CIO-DAS6402/16

Typical for 25 DegC unless otherwise specified.

Power consumption

Icc: Operating 1.17 A typical, 1.67 A max

Analog input section

A/D converter type AD976A, successive-approximation

Resolution 16 bits

Programmable ranges ±10V, ±5V, ±2.5V, ±1.25V, 0 to 10V, 0 to 5V, 0 to 2.5V, 0 to 1.25V

A/D pacing Programmable: internal counter or external source (DIN0, rising edge)

Data transfer Compatible: Byte wide, interrupt, software polled, DMA

Enhanced: Word wide, interrupt, software polled, REP INSW

Above via 1 kilo sample FIFO

Burst Mode (programmable option) @ 100 kHz

Polarity Unipolar/Bipolar, software selectable

Number of channels Compatible: 8 differential or 16 single-ended, software-selectable

Enhanced: 32 differential or 64 single-ended, software-selectable

Interrupts Programmable levels 2, 3, 5, 7, 10, 11, 15

Positive-edge triggered

Interrupt enable Programmable interrupt enable for internal and external interrupt

Interrupt sources End-of-conversion, FIFO not empty, FIFO half full, end-of-burst, external

Trigger sources Compatible: External hardware/software (DIN0)

Enhanced: External trigger/gate (DIN1), edge/level,polarity/edge programmable.

A/D Triggering Modes Digital:

Software configurable for Edge (triggered) or level-activated (gated).

Programmable polarity (rising/falling edge trigger, high/low gate).

Pre-trigger:

Unlimited pre- and post-trigger samples. Total # of samples must be > 512.

A/D conversion time 5 µs

Throughput 100 kHz min

Integral Linearity error ±2 LSB max

No missing codes guaranteed 16 bits

Gain drift (A/D specs) ±7 ppm/°C, all ranges

Zero drift (A/D specs) ±2 ppm/°C, all ranges

Input leakage current (@25 Deg C) 200 nA

Input impedance Min 10 Meg Ohms

Absolute maximum input voltage ±15V

1 2 ... 26 27 28 29 30 31 32 33 34 35 36 ... 39 40

Brak uwag

Measurement-computing CIO-DAS6402/12 Instrukcja Użytkownika Strona 31